R19

6M

CQ.P. Code: 19EC4205

Reg. No:

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR

(AUTONOMOUS)

M.Tech I Year I Semester Regular Examinations Jan 2020 VERILOG HDL

(VLSI) Time: 3 hours Max. Marks: 60 (Answer all Five Units $5 \times 12 = 60$ Marks) UNIT-I **a** Explain hardware modeling and Verilog primitives. **6M b** Write a Verilog program for 16x1 MUX using Structured Implicit model. **6M** a Explain the terms "Hardware Encapsulation" and "Hardware modeling" with **6M** suitable example using Verilog HDL. **b** Write Verilog HDL structural model for a full sub tractor using NAND gates. **6M** UNIT-II a Write a brief short note on User Defined Primitives in Verilog. **6M b** Explain Built-In Constructs for Delay in Verilog. **6M** a Compare the combinational behavior and sequential behavior of user defined **6M** primitives. **b** Explain the Verilog model for net delay and module paths and delays. **6M** UNIT-III a How intra assignments delay control, event-based timing control takes place in **6M** Verilog HDL? **b** Write program for Moore machine using behavioral models. **6M** OR a Explain the behavioral descriptions for simulation of simultaneous procedural **6M** assignment used in Verilog HDL with suitable example. **b** Explain the Indeterminate Assignments and Ambiguity in Verilog. **6M UNIT-IV** a Draw the block diagram for HDL based synthesis explain each block in detail. **6M b** Discuss about RTL synthesis. **6M** OR **a** Explain the synthesis of user defined function. **6M b** Write a program for synthesis of case and conditional. **6M** UNIT-V a Discuss the importance of MOS Transistors in Switch level models. **6M b** Write and verify a switch level model of a Three-input static CMOS NOR gate. **6M** 10 a Draw & explain the circuit diagram of CMOS switch with a program. **6M**

*** END ***

b Write a program for NMOS Three-input NOR gate.